A novel technique for minimization of simultaneous switching noise is presented. Dual Layer Power Line (DLPL) structure is newly proposed for a possible silicon realization of a mutual inductor, with which an instant large current in the power line is halfdivided flowing through two different, but closely coupled, layers in opposite directions. This mutual inductance between two power layers enables us to significantly minimize the switching noise. SPICE simulations show that with a mutual coupling coefficient higher than 0.8, the switching noise reduces by 63% compared to the previously reported solutions. This DLPL technique can also be applied to PCB artworks.
INTRODUCTION
In today's CMOS VLSI, more and more highdensity and high-speed I/O buffers are required, to switch large number of drivers at the same time.
As a result, simultaneous switching noise (SSN) or 'supply bouncing', which comes from a parasitic inductance of power lines, is also becoming significant [1] [2] [3] [4] [5] [6] [7] . The output pad buffers are the main contributors of the SSN because of large switching currents that change very fast flow through the parasitic inductance at the bonding wire and packages [1 2] .
A typical output stage of a pad driver is shown in Figure 1 . There are the parasitic inductor, resistor and capacitor along the power line, pad, bonding wire and pin package path. Generally, the parasitic resistor is neglected because it's comparably small [1] . The switching noise (Vn) at node A is defined as [1] Vn nLvss d- (1) where n is the number of simultaneously switching drivers and I is the current flowing through one buffer. Here we only consider the Vss power line case and the SSN of the VDD can be explained in the same way. 
Therefore, ii is to be -is, resulting, Eqs. (2) Figure 6 shows the SPICE simulation result, which is compared with [2] (noted as 'SONG') and 'SPICE' with a conventional power line scheme. As seen, about 63% SSN reduction was obtained. Table I summarizes results comparing TI's solution [4] and DLPL (mutual inductor) method. [7] that with a reasonably feasible thin insulator thickness in current CMOS technology, the coupling coefficient, k can be increased more than 0.88. The proposed output driver structure with DLPL for mutual inductors.
453
For DLPL structure, there is no need to use special fabrication process. This DLPL is realized by a standard CMOS double metal process. Using a double metal process it should not be too difficult to make dual layer mutual inductors.
In order to realize this mutual inductor composed by DLPL, we need to apply a new power line strategy as shown in Figure 9 . Drivers are divided, thus without any size overload, in two same half-sized buffers. Such as, dotted box in the Figure 9 corresponds to one buffer with channel width W= 600 tm that is composed of two samesized W--300 lxm buffers. Here, one power line is connected at "IST Line" and the other is connected at "2ND Line" of the DLPL. Now, the buffer composed of two half-sized small buffers handles two opposite-direction instant currents of same amount at the same time.
Here we assume probability density functions of switchings, at individual buffers of the dual power lines, are same, which is reasonably acceptable with a large number of I/O drivers in current highspeed digital logic. This is because SSN only occurs when many output buffers are simultaneously switching. Therefore, with our assumption, we can apply that two currents in DLPL are almost same with only opposite direction, satisfying Eq. (7).
One driver layout using the proposed DLPL is shown in Figure 10 . Notice here that this structure occupies the same size as the typical conventional driver.
In Figure 10, 
